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Abstract—The microgrid is a very effective way of inte-
grating various distributed generation resources into the AC
power system. To provide electric power of high reliability, the
converters in the microgrid often rely on autonomous droop
control methods to reduce their dependency on communication,
and need to operate in both the islanded mode or the grid-
connected mode. In this paper, a grid synchronization method for
a multi-converter distributed generation system is proposed. The
proposed grid synchronization method allows multiple droop-
controlled converters to adjust the frequency, phase, and am-
plitude of their output voltages to prepare for grid connection.
The entire synchronization process can be executed with very
limited communication requirement. This paper provides detailed
explanation on the proposed grid synchronization method. Ex-
perimental test results are presented to validate the effectiveness
of the proposed method.
Index Terms—Distributed generation systems, droop control,
grid synchronization, Microgrid.
I. INTRODUCTION
In the pursuit of low carbon emissions, renewable en-
ergy resources, such as solar power, and wind power, have
been widely adopted in recent years. Other alternative en-
ergy resources have also become significant research topics.
Considering their generation scale and characteristics, the
most effective way to utilize these alternative resources is to
integrate them into a distributed generation system (DGS). The
microgrid, for example, has demonstrated this concept very
successfully [1], [2], [3].
The control of distributed energy resources converters
(DERCs) in DGS have been explored over the years. The
main approaches include the master-slave control [4], [5] and
autonomous droop control [6], [7], [8], [9], [10]. In the master-
slave framework, one converter in the DGS is assigned to be
the master, and it operates as a voltage stiff while the other
converters in this system are controlled as current sources.
This master converter acts as a virtual inertia [2], and will
pick up most dynamic power flows within the DGS. Therefore,
this master converter must be sufficiently large in its power
capacity and sufficiently fast in its control bandwidth in order
to absorb all the transients in this system. A sophisticated
communication network is also required to coordinate the
operations of all converters. On the other hand, the droop
control method allows multiple DERCs to proportionally share
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the transient and steady state power flow without any commu-
nication. This is a significant advantage in terms of system
reliability.
Traditionally, the real power-frequency droop (P−ω droop)
control and the reactive power-voltage droop (Q − V droop)
are generally adopted in the droop controlled DGS [6], [7],
[8]. The P −ω droop control can achieve accurate real power
sharing results. However, the Q − V droop control is highly
dependent on the line impedances seen from the converters
[9], [10]. Therefore, the Q − V˙ droop control method has
been proposed to overcome the impedance mismatch among
converters and achieve better proportional sharing of reactive
power [11].
To ensure the uninterrupted operation of its critical loads,
the microgrid must be capable of operating in both the grid-
connected mode and the islanded mode, and offer a smooth
transition between these two modes. Thus the grid synchro-
nization, which prepares islanded microgrid for grid connec-
tion, is a critical procedure of the entire operation. The grid
synchronization method has been elaborately discussed for
single grid-connected converter [5], [12], [13], [14]. However,
it is not often explored for multi-converter oriented systems or
droop controlled DGS. Droop controllers are adopted in [15],
[16] during their islanded operation. However, during the grid
synchronization, the droop controllers are restrained and the
power flow of converters are altered from their droop control
operating point in order to accommodate their synchronization
design.
This paper proposes a grid synchronization method based on
the frequency restoration and voltage restoration mechanism
of the P − ω and Q− V˙ droop controls [11]. The frequency,
the phase angle, and the magnitude of DERCs’ output voltages
are smoothly adjusted so that the proportional sharing of active
power and reactive power among DERCs, an important feature
of the droop controls, are not disturbed. To maintain the
autonomous nature of the droop controls, a low bandwidth
communication is required only during the synchronization
process. A similar synchronization design had been presented
in [17] for a P − ω, Q − V droop controlled microgrid. A
center-controlled frequency and voltage restoration mechanism
is required for its grid synchronization and for its islanded
mode operation, thus its dependency on the communication
increases. Test results are provided to illustrate the operation
of the proposed grid synchronization method under low band-
width communication.
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Fig. 1. Distributed generation system structure.
II. CONTROLS OF DERCS
DERCs are installed in the DGS as illustrated in Fig. 1.
R1+ jX1, R2+ jX2, and etc. represents the line impedances,
which may vary from one to the other due to the physical
distances. The bypass switch between the DGS and the utility
grid may close or open depending on whether the DGS
operates in the grid-connected mode or the islanded mode.
The main controller detects the point-of-common-coupling
(PCC) voltage of the DGS and the grid voltage and pass the
information to the central console. The central console collects
information from the main controller and other sources, and
determines whether the DGS should operate in the grid-
connected mode or in the islanded mode. Assuming the DGS
is in the islanded mode, and central console decides that the
system should move towards the grid-connected mode, then
the central console will broadcast required information via a
low bandwidth communication interface to all the autonomous
controllers embedded in DERCs and commence the grid
synchronization process. Details of the autonomous controller,
the main controller, the center console, and their interactions
are explained as follows.
A. Main controller
Fig. 2 shows the detailed control block diagram of the main
controller. The main controller senses the utility grid voltages
vG,abc and the DGS PCC voltages vPCC,abc, and then calculate
the utility grid frequency ωG, the phase angle difference θdiff ,
and the voltage magnitude difference (Vdiff ) between vG,abc
and vPCC,abc.
A conventional phase-locked loop (PLL) design [18] is
applied to track the frequency ωG, and the phase angle θG
of the utility grid voltage vG,abc, and ωPCC and θPCC of the
DGS PCC voltage vPCC,abc respectively. Since the PLL uses
synchronous reference frame (SRF) transformation as part of
its computation, the SRF component vG,qd and vPCC,qd are
readily available. Therefore θdiff and Vdiff can be calculated
as follows:
θdiff = θG − θPCC
Vdiff =
√
v2Gq + v
2
Gd −
√
v2PCCq + v
2
PCCd
The information of phase angle difference (θdiff ) can be
detected by subtracting the phase angle θPCC from the phase
angle θG.
The synchronous reference frame PLL (SRF-PLL) is a very
conventional PLL structure [18], [19], [20], and its operation
under grid voltage harmonics and unbalance has been dis-
cussed in [19]. Therefore, in the proposed grid synchronization
application, this PLL is adequate to deal with the steady-state
grid disturbances. If severe disturbances, such as ground faults
and phase jumps, occur in the utility grid or in the microgrid,
then such situation may not be suitable for our microgrid to
re-connect with the utility. The resulting distorted output of the
PLL can be used as an alarm of such severe event to override
the grid synchronization process.
B. Autonomous controller
The detailed control block diagram of DERC’s autonomous
controller is given in Fig. 3. The autonomous controller
consists of the voltage and current controller, the droop con-
troller, and the grid synchronization controller. The voltage and
current controller can track the voltage references produced by
the droop controller, and it contains the outer-loop voltage PI
controller and the inner-loop predictive current controller [21].
The droop controller is composed of P −ω droop control and
Q− V˙ droop control [11]. The P − ω droop is expressed as
ωx = ω0x −mx · (P0x − Px) (1)
where mx is the P −ω droop coefficients, ω0x is the nominal
frequency and P0x is the real power set-point. ωx and Px
are the actual operating frequency and output real power of
DERCx. To achieve the proportional real power sharing, the
P − ω droop coefficients in DERCs are set as
m1 · PR1 = m2 · PR2 = · · · = mx · PRx
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Fig. 2. Control block diagram of main controller.
where PRx is the rated real power capacity.
The Q− V˙ droop is expressed as
V˙x = V˙0x − nx · (Q0x −Qx)
Vx = V0x +
∫
V˙xdt
(2)
where nx is the Q − V˙ droop coefficients, V˙0x and V0x
are nominal V˙ and nominal voltage magnitude, Q0x is the
reactive power set-point. V˙x, Vx, and Qx are the actual
voltage magnitude derivatives, actual voltage magnitude, and
reactive power output respectively of DERCx. To accomplish
the proportional reactive power sharing, the Q − V˙ droop
coefficients in DERCs are set as
n1 ·QR1 = n2 ·QR2 = · · · = nx ·QRx
where QRx is the rated reactive power capacity.
This paper is to address the grid synchronization issue for
this multi-converter oriented and P−ω, Q− V˙ droop controlled
DGS, thus the grid synchronization control is implemented in
the autonomous controller. The proposed grid synchronization
method regulates P0x and Q0x of P − ω and Q − V˙ droop
controller to achieve the operation of grid synchronization. The
details about grid synchronization operation will be explained
in the following section.
C. Central console
To minimize the transients at the instant of grid connection,
the frequencies, the phase angles, and the magnitudes of vPCC
and vG are closely matched by the proposed grid synchroniza-
tion method. The central console first commences the grid
synchronization process through the operation mode control.
Once the synchronization is confirmed by all autonomous
controllers and the main controller, the central console can
decide to go for grid connection by commanding the main
controller to close the bypass switch. Fig. 4 shows the flow of
operation mode control signals and the sequence of the grid
synchronization process.
III. GRID SYNCHRONIZATION METHOD
This paper proposes a grid synchronization method based on
the existing P−ω and Q− V˙ droop controls and their restora-
tion controls for all DERCs in the DGS. The proposed grid
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synchronization method adjusts DERCs’ operation frequencies
and phase angles through the frequency restoration of the
P −ω droop control, and DERCs’ output voltage magnitudes
through the V˙ restoration of Q− V˙ droop control. As a result,
the grid synchronization is accomplished in an autonomous
manner, and the proportional sharing of real power and the
reactive power accomplished by the droop controls can be
maintained with negligible transients in the process.
A. Frequency and phase synchronization based on P − ω
droop controller
Fig. 5 shows the block diagram of frequency restoration
mechanism of the P − ω droop control, and how it can be
utilized for the frequency and phase synchronization. While
in the islanded mode, the nominal frequency (ω 0x) and the
real power set-point (P0x) are set at 2π · 60 rad/sec and the
rated real power capacity (PRx) respectively as illustrated
by the droop line of islanded mode in Fig. 6. The loading
within the DGS forces the P − ω droop control to move its
operating frequency ωx until DERCx handles its proportional
share of real power output Px. As the frequency restoration
is commanded by the central console, ie. FR = 1, the P −ω
droop control is re-defined as
ωx = ωG −mx(Px,FR=1 +ΔP0x − Px) (3)
where Px,FR=1 represents the real power output at the moment
when frequency restoration is initiated, and ΔP0x comes
from the phase angle synchronization control block. As in
Fig. 6, this new droop line immediately restores the operating
frequency ωx to the grid frequency ωG while the DERCx
produces the same real power Px = Px,FR=1.
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Fig. 3. Control block diagram of autonomous controller.
For the phase angle synchronization, the phase angle dif-
ference (θdiff ) is processed by a proportional-integral (PI)
regulator, and the output ΔP0x shifts the P − ω droop line
horizontally in a dynamic sense. As the loading within the
DGS remains unchanged, this adjustment leads to the change
of operating frequency ωx and the phase angle of DERCx’s
output voltage. Eventually this PI regulator settles into the
steady state when θdiff become zero, which means vPCC
and vG are synchronized in both their frequencies and phase
angles, and DERCx operates based on Equation (3) with
ΔPx = 0.
In the proposed phase angle synchronization control, θ diff
is first multiplied by PRx before being fed into the PI regulator
for the reason that the adjustment of the real power set-
points should be in proportion to their converter’s real power
capacities. This ensures that the same frequency change is
introduced for all the DERCx while their individual droop
lines are shifted. Therefore the relative phase angle differences
among all the DERCs are kept unchanged, and the proportional
real power sharing in the islanded mode can also be maintained
during the frequency and phase synchronization operations.
Please note that all DERCs must use the same kp,Psyn and
ki,Psyn gains in their phase synchronization PI regulator in
order to uphold the proportional real power sharing during the
process.
B. Voltage equalization based on the Q− V˙ droop controller
Fig. 7 shows the V˙ restoration and the voltage magnitude
equalization control. The V˙ restoration is an inalienable part
of Q − V˙ droop control to maintain the voltage magnitude
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Fig. 5. Frequency restoration and phase angle synchronization controller.
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while accomplishing the proportional reactive power sharing
in the islanded operation. The V˙ restoration controller adjusts
the reactive power set-point (Q0x) by integrating −V˙x, so the
Q−V˙ droop control reaches its steady state at V˙ = 0 to main-
tain a constant output voltage magnitude after V˙ restoration
as illustrated in Fig. 8. The voltage magnitude equalization
is constructed on the top of this restoration mechanism. The
voltage magnitude difference Vdiff is processed by an PI
regulator, the resulting ΔQ0x then shifts the reactive power
droop line in a dynamic sense. As the reactive power con-
sumption within the DGS remains unchanged, this shift leads
to certain nonzero V˙x and drives the DERCx output voltage
magnitude towards the magnitude equalization of Vdiff = 0,
which means vPCC and vG are synchronized in their voltage
magnitudes.
QRx is also added before the PI regulator to ensure the same
V˙ change is introduced for all the DERCx while their indi-
vidual droop lines are shifted. The relative voltage magnitude
differences among all the DERCs are thus kept unchanged, and
the proportional reactive power sharing in the islanded mode
can be maintained during the voltage magnitude equalization
operation. Please note that all DERCs use the same kp,Qres,
kp,Qsyn and ki,Qsyn in their controller in order to uphold the
proportional reactive power sharing during the process.
IV. SIMULATION RESULTS
The aforementioned grid synchronization method is tested
with computer simulation. A DGS composed of two DERCs
as shown in Fig. 1 is investigated, and their line impedances
are set as the same, R1 + jX1 = R2 + jX2 = 1 + j0.754Ω.
The parameters used in the simulation are listed in TABLE I.
Fig. 9 shows the simulation results of the proposed grid
synchronization with DERCs of different power capacities.
The capacity of DERC2 is two times of DERC1. The key
waveforms in the main controller are shown in Fig. 9(a), and
waveforms in the autonomous controller are shown in Fig. 9(b)
and Fig. 9(c).
Before t = t1 = 30 sec, the DERCs are operated in
islanded mode. A step load change from 345W+ j200VAR
to 1000W+ j200VAR is presented at t = 15 sec. As shown
in Fig. 9(b) and Fig. 9(c), the power sharing P1 = 359W,
P2 = 719W, Q1 = 88VAR, Q2 = 107VAR is achieved by
P − ω and Q− V˙ droop control. Because of the operation of
the droop controls, the operating frequencies ω 1 and ω2 and
the operating voltage magnitudes V1 and V2 are deviated from
the nominal frequency and voltage magnitude. This results in
the variation of θdiff and Vdiff shown as in Fig. 9(a) when
the load is changed.
This frequency difference due to the operation of droop
controls can be solved with the engagement of frequency
restoration at t = t1 = 30 sec, which is activated by
issuing FR = 1 from the central console. As the frequency
restoration is accomplished, ωPCC is restored to be the same
as ωG, and θdiff in Fig. 9(a) no longer varies, and the
power sharing is maintained at P1 = 361W, P2 = 718W,
Q1 = 88VAR, Q2 = 107VAR. The voltage magnitude
equalization is initialled by the command (V S = 1) issued
from central console at t = t2 = 40 sec. The DERCs start to
raise their reactive power set-points Q01 and Q02 to derive
the positive V˙1 and V˙2 as shown in Fig. 9(c). Thus the
PCC voltage magnitude increases to equalize the grid voltage
magnitude, and then Vdiff in Fig. 9(a) is reduced to zero.
The output power of DERCs P1 = 382W, P2 = 759W,
Q1 = 94VAR, Q2 = 114VAR are increased because of
the voltage magnitude equalization. At t = t3 = 50 sec,
the central console begins the phase angle synchronization
(PS = 1). The negative real power set-points P01 and P02
are generated by the negative θdiff at this moment, and then
the operating frequencies ω1 and ω2 are slowed down to match
the PCC voltage phase angle with the grid voltage phase angle.
As the phase angle synchronization is completed, the power
sharing is still maintained at the same level as in the islanded
operation, where P1 = 382W, P2 = 759W, Q1 = 92VAR,
Q2 = 116VAR. At t = t4 = 70 sec, the DERCs goes into
the grid-connected mode with some transients power flows.
After the DERCs operate in the grid-connected mode for 20
seconds, the central console commands the DERCs to go back
to the islanded mode operation again. The grid synchronization
process shown in Fig. 9 verify that the operation of P − ω,
Q− V˙ droop controlled DGS can be transferred from islanded
mode to grid-connected mode without affecting the original
power sharing results by the proposed grid synchronization
method.
The power sharing during t1 and t4 are not affected be-
cause the proposed grid synchronization method takes all the
DERCs’ power capacities into account. Thus the regulation of
P01, P02, Q01, and Q02 shown in Fig. 9(b) and Fig. 9(c) are in
proportion to their DERC’s power capacities, and then ω1, ω2,
V˙1, and V˙2 are shifted with the same variation. As a result, the
relative phase angle difference θ1−θ2 and the relative voltage
magnitude difference V1 − V2 between DERC1 and DERC2
are maintained, thus the original proportional power sharing
accomplished by the droop controls are not affected.
V. EXPERIMENTAL TEST RESULTS
The DGS test bench shown in Fig. 10 is constructed to
validate the effectiveness of the proposed grid synchronization
control method. Two DERCs are installed in the testbench in
the same configuration as in Fig. 1. The detailed descriptions
of this DGS are stated as follows.
• The system voltage is VL−L = 220Vrms, and the
frequency is 60Hz. The power line impedances are R1+
jX1 = 1+j0.754Ω and R2+jX2 = 1+j0.754Ω. A total
of 1000W and 200VAR are made up by resistor loads
and an unloaded induction machine. The bypass switch
is implemented by anti-parallel connected thyristors.
• The DERCs are three-phase, hard-switched PWM con-
verters switching at fswitch = 10 kHz. The output filter
inductor is Lf = 2mH, and the output filter capacitor is
Cf = 10μF. The 400Vdc bus of the DERC is supported
by a DC power supply.
• The main controller and the autonomous controllers
are implemented with the digital signal processor
TMS320F28335 individually, and the sampling frequency
is programmed at fsample = 20 kHz. The coefficients of
main controller and autonomous controllers are given in
TABLE I.
• The communication interfaces are implemented with RS-
232 to transmit and receive data among the central
console, main controller, and autonomous controllers.
The bandwidth of these communication units are set at
approximately 152Hz.
Fig. 11 shows the experimental test results of the proposed
grid synchronization method with two DERCs of the same
power capacity. Waveforms of key variables of the main
controller are shown in Fig. 11(a), and those of DERC1 and
DERC2 are shown in Fig. 11(b) respectively. Before t = t0,
DERC1 supports all the load in the DGS while DERC2 is
starting up. At t = t0, DERC2 engages its droop control and
operate in parallel with DERC1 in the islanded mode opera-
tion. Load changes are introduced by line-starting an induction
motor and connecting a resistor load bank. P1 = 472W,
P2 = 560W, Q1 = 107VAR, and Q2 = 90VAR shown in
Fig. 11(b) indicates that both DERCs share the loading evenly.
Their P −ω and Q− V˙ droop controls respond to these load
changes by adjusting their operating frequencies and output
voltage magnitudes, thus Vdiff and θdiff in Fig. 11(a) exhibit
certain variations when the inductive load and the resistive
load are added.
At t = t1, the central console issues the command of
frequency restoration (FR = 1). The operating frequencies
of DERC1 and DERC2 are immediately set to the grid
frequency ωG, Now vPCC and vG have the same frequency,
thus θdiff no longer varies. At the instance of the starting
of frequency restoration, the power sharing is affected by the
sudden change of P01 and P02. However, the power sharing is
still maintained at P1 = 422W, P2 = 600W, Q1 = 116VAR,
and Q2 = 78VAR.
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Fig. 9. The responses of main controller and DERCs during grid synchro-
nization process with the DERCs of different power capacities.
TABLE I
RELATED PARAMETERS OF MAIN CONTROLLER AND AUTONOMOUS CONTROLLERS IN THE SIMULATION AND THE EXPERIMENTAL TEST
Main controller
PLL kpllp = 0.025 rad/Vsec, kplli = 0.75 rad/Vsecsec
Autonomous controllers
Section IV Section V
P − ω droop control m1 = 2 ·m2 = −18.85× 10−6 rad/Wsec m1 = m2 = −18.85× 10−6 rad/Wsec
Rated real power capacity 2 · PR1 = PR2 = 2.0 kW PR1 = PR2 = 1.0 kW
Q− V˙ droop control n1 = 2 · n2 = −8.0× 10−3V/VARsec n1 = n2 = −2.0× 10−3 V/VARsec
Rated reactive power capacity 2 ·QR1 = QR2 = 2.0 kVAR QR1 = QR2 = 1.0 kVAR
V˙ restoration kp,Qres = 0.025V−1
Phase angle synchronization kp,Psyn = 20.0 rad−1, ki,Psyn = 15.0 rad−1sec−1
Voltage magnitude equalization kp,Qsyn = 1.0 sec/V, ki,Qsyn = 1.0V−1
Synchronous voltage PI controller kV p = 0.04A/V, kV i = 6.0A/Vsec
Predictive current controller kC = 30.0V/A
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Fig. 10. The constructed DGS in the laboratory.
At t = t2, the central console initiates the voltage equal-
ization (V S = 1). The positive Vdiff in Fig. 11(a) raises the
reactive power set-points Q01 and Q02 in DERC1 and DERC2
respectively. This leads to positive V˙1 and V˙2 in their Q− V˙
droop controls so their output voltage magnitude increases,
and then the PCC voltage magnitude rises to match the
grid voltage magnitude and complete the voltage magnitude
equalization. In the meantime, the output power of DERCs are
increased as P1 = 452W, P2 = 640W, Q1 = 123VAR, and
Q2 = 100VAR as a result of the raised voltage magnitude.
At t = t3, the central console starts the phase angle
synchronization (PS = 1). The real power set-points P01 and
P02 of DERC1 and DERC2 increases as a result of the positive
θdiff at this moment. The operating frequencies of DERCs go
up because of their P −ω droop controls, and the phase angle
of vPCC gradually catches up with the phase angle of vG and
reduce θdiff to zero. As the grid synchronization completes,
the power sharing of DERCs is maintained at P1 = 496W,
P2 = 610W, Q1 = 121VAR, and Q2 = 95VAR.
At t = t4, the central console confirms that the grid
synchronization is accomplished, vPCC and vG are matched
in their frequencies, phase angles, and magnitude. So the
command of grid-connection is issued to the main controller.
The bypass switch is closed and the DGS enters the grid
connection mode smoothly with little transients. The system
operates in the grid connection mode for nearly one minute.
At t = t5, the central console commands the DGS to go back
into the islanded mode.
As shown in Fig. 11(b), the grid synchronization process
between t1 and t4 does not affect the power sharing accom-
plished by the droop controls in the islanded operation. This
outcome shows that the proposed grid synchronization method
effectively preserve the relative phase angle difference and
voltage magnitude difference between DERC1 and DERC2
while adjusting their operation frequencies and output voltage
magnitudes.
Test results in Fig. 11(b) shows errors in the sharing of
real power and reactive power. The finite resolution of the
phase angle look up table (2π × 10−3 rad) with respect to
the droop slope (m1,m2) can be one potential cause. The
VAR consumption of the filter capacitor must be removed from
the reactive power calculation before the Q − V˙ controller.
However, it is estimated based on the capacitor name plate
value, thus the reactive power calculation may have certain
errors. The unbalance within the testbench, which comes from
the filter inductors, filter capacitors, and the three-phase line
chokes which emulate the power line impedance, may also
contribute to the power sharing errors.
Note that DERCs’ real power output P1, P2, and reactive
power output Q1, Q2 show certain deviations in the grid-
connected mode as shown in Fig. 11(b). A power flow con-
trol [17] at PCC can be implemented in the central console to
adjust the droop control set-points of autonomous controllers
to mitigate such problems.
Fig. 12 compares the line-to-line voltages of the util-
ity grid, PCC, DERC1, and DERC2 at various instances.
After the frequency restoration is accomplished, vG,ab and
vPCC,ab have the same frequency, and vG,ab leads ahead
of vPCC,ab by 85.8◦. The voltage magnitude difference be-
tween |vG,ab| = 212.6Vrms and |vPCC,ab| = 206.7Vrms
is also obvious. After the voltage magnitude equalization is
completed, The magnitude difference is effectively eliminated
and these voltage magnitudes become |vG,ab| = 214.0Vrms
and |vPCC,ab| = 215.0Vrms. By commencing the phase
angle synchronization, the phase angle difference driven down
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Fig. 11. Experimental test results of grid synchronization process as the
rated power capacities of DERCs are the same.
to zero. At this point, vG,ab and vPCC,ab have the same
frequency, the same phase angle, and the same magnitude,
so their waveforms are closely matched. Finally the bypass
switch is closed and the DGS becomes grid-connected.
The proposed method achieves the grid synchronization by
transmitting the PCC information from the main controller to
the central console, and then to the autonomous controllers
through the RS-232 communication links. Fig. 13 shows the
grid synchronization test results of the proposed method under
slow communication with equivalent bandwidth of 91Hz
and 65Hz. Test results show that the proposed method can
accomplish the grid synchronization operation even with the
low-bandwidth communication.
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process with 91 Hz communication bandwidth.
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Fig. 13. Experimental test results with different communication band-
width. (ωG, ωPCC : X-axis: 20s/div, Y-axis: 4rad/sec/div; θdiff : X-axis:
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VI. CONCLUSION
The proposed method maintains the phase angles relation-
ship and voltage magnitude relationship among DERCs during
the synchronization process, therefore the proportional power
sharing accomplished in the islanded operation mode can be
maintained. Laboratory test results show the frequency, the
phase angle and the magnitude of the PCC voltage are matched
to those of the grid voltage without disturbing the real and
reactive power output of DERCs, and then the DGS moves into
the grid- connected mode smoothly. The proposed method is
built upon the foundation of the P − ω and Q − V˙ droop
controls of the autonomous controller within each DERC.
The central console only transmits the frequency, phase angle
and voltage magnitude. Based on these information, the au-
tonomous controller fine-tunes the droop control set-point, and
manipulates the output voltage of its DERC. This architecture
uphold the autonomous nature of the DGS by constraining the
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Fig. 12. The variations of line-to-line voltage of the utility grid, PCC, DERC1, and DERC2 during the grid synchronization process. (VG,ab, VPCC,ab,
VDERC1,ab, VDERC2,ab: X-axis: 10ms/div, Y-axis: 200V/div)
role of the central console in the synchronization process. Thus
the proposed method can operate with the very low bandwidth
communication.
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